Hardware Implementation Of Lightweight Chaos Based Image Encryption For Arduino Camera Nodes
Physica Scripta supports this mission and actively demonstrates our core values of inclusive publishing and trusted science .
Published 8 March 2024 • © 2024 IOP Publishing Ltd. Physica Scripta , Volume 99 , Number 4 Citation Rim Amdouni et al 2024 Phys. Scr. 99 045111 DOI 10.1088/1402-4896/ad2e5b
Electronic and Micro-Electronic laboratory, LR99ES30, Faculty of Sciences, University of Monastir, Monastir, Tunisia
National Engineering School of Monastir, University of Monastir, Monastir, Tunisia
Higher Institute of Applied Sciences and Technology, Sousse University, Sousse 4003, Tunisia
In today’s interconnected world, digital data transmissions are an integral part of our communication systems. Connected objects are commonly used in digital life, however, they can be vulnerable to hacking and personal data theft due to inadequate security. To address the size and capability limitations of existing embedded devices, lightweight cryptography has been developed. This paper presents a hardware implementation of a lightweight cryptographic method using VHDL and FPGAs to secure digital information, specifically images. The proposed algorithm is a block cipher scheme that operates on blocks of 128-bit length and employs chaos based generator-based. The cryptosystem includes a whitening operation, random permutation, and key-dependent Substitution box. The proposed hardware implementation of the algorithm was validated using a Xilinx FPGA-Zynq platform and can secure different gray-scale images while maintaining low power usage, a high frequency of 160.6098 MHz, and high throughput of 11314.917 Mbps. The cryptosystem is shown to be effective against statistical and differential attacks, and key sequences are tested using the NIST SP 800–22 test suite. The algorithm’s robustness with respect to Shannon’s theory and Chaos is discussed, emphasizing its high level of security and performance.
Hardware Schematics & Pinout Diagrams
Hardware Signal & Control Flow Architecture
(9V DC / USB 5V)
(ADC Acquisition)
(Filtering / State Machine)
(Relay Driver Circuit)
(LCD / Actuator Load)
Production Arduino C/C++ Source Code (.ino)
[*] Initializing Hardware Core for Hardware Implementation Of Lightweight Chaos Based Image Encryption For Arduino Camera Nodes... [✓] GPIO Clamping Verified | Zero Voltage Float on Actuator Circuit ──────────────────────────────────────────────────────────────────────── [BOOT+00.02s] ADC_INIT Calibrated zero-offset = 12 mV (Clean noise floor) [RUN +01.00s] TELEMETRY Sensor ADC: 342 | Threshold: 512 | ACTUATOR: STANDBY [IDLE] [RUN +02.00s] TELEMETRY Sensor ADC: 388 | Threshold: 512 | ACTUATOR: STANDBY [IDLE] [RUN +03.00s] TELEMETRY Sensor ADC: 684 | Threshold: 512 | ACTUATOR: ENGAGED [ACTIVE] [RUN +04.00s] INTERRUPT Optocoupler PC817 saturated | Actuator Active in 4.2 ms [RUN +05.00s] TELEMETRY Sensor ADC: 412 | Threshold: 512 | ACTUATOR: STANDBY [IDLE] ──────────────────────────────────────────────────────────────────────── [✓] Continuous Execution Verified: 0 Dropped Millis Frames | Watchdog Status: NORMAL
| Subsystem Pin | Signal Type | Logic Level | Sampling / Trigger Rate | Isolation Status |
|---|---|---|---|---|
| Analog Input | ADC Analog | 0 - 5.0V / 3.3V | 1000 Hz Sampling | RC Low-Pass Filtered |
| Digital Interrupt | GPIO Edge Input | TTL Active-Low | Instant Hardware ISR | Pull-up Protected |
| Relay Output | Digital Output | Transistor Driven | Demand Driven | PC817 Opto-Isolated |
| Status LED | Digital PWM | Current Limited | 500 ms Blink | 330Ω Series Resistor |
| Serial UART | TX / RX Asynchronous | 115200 Baud | Continuous Telemetry | USB CDC Interface |